

<b>Notice of References Cited</b>	Application/Control No. 09/854,038	Applicant(s)/Patent Under Reexamination GRUPP ET AL.	
	Examiner Akash Saxena	Art Unit 2128	Page 1 of 2

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,202,593	04-1993	Huang et al.	326/86
*	B	US-6,496,955	12-2002	Chandra et al.	716/3
*	C	US-5,396,435	03-1995	Ginetti, Arnold	716/6
*	D	US-6,442,738	08-2002	Brehmer, Joseph J.	716/5
*	E	US-4,963,863	10-1990	Hofmann, Ruediger	340/2.29
*	F	US-6,553,338	04-2003	Buch et al.	703/14
*	G	US-6,587,999	07-2003	Chen et al.	716/6
*	H	US-6,751,744	06-2004	Allen et al.	713/401
*	I	US-6,763,503	07-2004	Yang et al.	716/4
*	J	US-5,455,521	10-1995	Dobbelaere, Ivo J.	326/17
*	K	US-5,455,928	10-1995	Herlitz, Lars G.	703/13
*	L	US-5,801,549	09-1998	Cao et al.	326/83
*	M	US-6,480,817	11-2002	Peters et al.	703/15

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Regenerative feedback repeaters for programmable interconnections; Dobbelaere, I.; Horowitz, M.; El Gamal, A.; Solid-State Circuits, IEEE Journal of Volume 30, Issue 11, Nov. 1995 Page(s):1246 - 1253
*	V	A practical interconnect driven ASIC design procedure; Mely Chen Chi; Tseng, J.M.; Lee, C.Y.; Huang, S.H.; ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International; 13-16 Sept. 1998 Page(s):233 - 237
*	W	An automatic direction control scheme for bi-directional bus repeaters with dynamic collaborative driving Nomura, M. et al. VLSI Circuits, 2004. Digest of Technical Papers. 17-19 June 2004 Page(s):388 - 391 .
*	X	A symmetric CMOS NOR gate for high-speed applications Johnson, M.G.; Solid-State Circuits, IEEE Journal of , Volume: 23 , Issue: 5 , Oct. 1988 Pages:1233 - 1236

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 09/854,038	Applicant(s)/Patent Under Reexamination GRUPP ET AL.	
	Examiner Akash Saxena	Art Unit 2128	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,909,307	06-2005	Mitarashi, Mutsumi	326/56
*	B	US-5,428,750	06-1995	Hsieh et al.	710/305
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	" MOS modelling technique for 4-state true-value hierarchical logic simulation or Karnough knowledge"; Will Sherwood; Annual ACM IEEE Design Automation Conference archive; Pages: 775 - 785;1981
	V	"Transmission gate modeling in an existing three-value simulator"; Robert M. McDermott; Proceedings of the nineteenth design automation conference, p.678-681, January 1982
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.